trudyniisiТруды НИИСИSRISA Proceedings2225-73493033-6422НИЦ «КУРЧАТОВСКИЙ ИНСТИТУТ» - НИИСИ10.25682/NIISI.2025.3.0003trudyniisi-112Research ArticleВЫЧИСЛИТЕЛЬНЫЕ СИСТЕМЫ И ИХ ЭЛЕМЕНТЫCOMPUTING SYSTEMS AND THEIR COMPONENTSСовременные достижения и тенденции в области разработки микросхем на основе чиплетовModern Achievements and Trends in the Development of Chiplet-Based Integrated CircuitsАндреевA. В.AndreevA. V.alandreev@cs.niisi.ras.ruЗебревГ. И.ZebrevG. I.gizebrev@mephi.ruПетровК. А.PetrovK. A.petrovk@cs.niisi.ras.ruНИЦ «Курчатовский институт» - НИИСИРоссияНациональный исследовательский ядерный университет «МИФИ»Россия202528122025153ТРУДЫ НИИСИ. МАТЕМАТИЧЕСКОЕ И КОМПЬЮТЕРНОЕ МОДЕЛИРОВАНИЕ СЛОЖНЫХ СИСТЕМ: ТЕОРЕТИЧЕСКИЕ И ПРИКЛАДНЫЕ АСПЕКТЫ2332Copyright © Андреев A.В., Зебрев Г.И., Петров К.А., 20252025Андреев A.В., Зебрев Г.И., Петров К.А.Andreev A.V., Zebrev G.I., Petrov K.A.This work is licensed under a Creative Commons Attribution 4.0 License.https://www.t-niisi.ru/jour/article/view/112

 В обзоре сформулирован ряд проблем, которые решает технология чиплетов при переходе от «систем на кристалле» (СнК) к «системам в корпусе» (СвК). Рассмотрены достижения в области технологии чиплетов и приведены конкретные примеры СвК на ее основе. Рассмотрены ключевые преимущества и границы применимости технологии чиплетов.

This review identifies a number of challenges that chiplet technology addresses in the transition from systems-on-chip (SoC) to systems-in-package (SIP). Advances in chiplet technology are examined, and specific examples of SIP-based systems are given. The key advantages and limits of applicability of the chiplet technology are considered.

чиплетсистема в корпусесистема на кристаллесверхбольшая интегральная схемасложно-функциональные блокипрограммируемая логическая интегральная схемаинтерпозерThrough-Silicon ViaRedistribution Layerмикробаchipletsystem-in-packagesystem-on-chipvery-large-scale integrationcomplex functional blocksField-Programmable Gate ArrayinterposerThrough-Silicon ViaRedistribution LayermicrobumpReferencesShalf, J. (2020). The future of computing beyond moore’s law. Phil. Trans. R. Soc. A., 378(2166), 20190061. https://doi.org/10.1098/rsta.2019.0061Shalf, J. (2020). The future of computing beyond moore’s law. Phil. Trans. R. Soc. A., 378(2166), 20190061. https://doi.org/10.1098/rsta.2019.0061Бобков С.Г. Технология чиплетов - перспективное направление развития российской микроэлектроники // Электронная техника. Серия 3: Микроэлектроника. 2022. № 1 (185). С. 42-51.Бобков С.Г. Технология чиплетов - перспективное направление развития российской микроэлектроники // Электронная техника. Серия 3: Микроэлектроника. 2022. № 1 (185). С. 42-51.Liu, Y., Li, X. & Yin, S. Review of chiplet-based design: system architecture and interconnection. Sci. China Inf. Sci. 67, 200401 (2024). https://doi.org/10.1007/s11432-023-3926-8.Liu, Y., Li, X. & Yin, S. Review of chiplet-based design: system architecture and interconnection. Sci. China Inf. Sci. 67, 200401 (2024). https://doi.org/10.1007/s11432-023-3926-8.J. Lan, V. P. Nambiar, R. Sabapathy, M. D. Rotaru and A. T. Do, "Chiplet-based Architecture Design for Multi-Core Neuromorphic Processor," 2021 IEEE 23rd Electronics Packaging Technology Conference (EPTC), Singapore, Singapore, 2021, pp. 410-412.J. Lan, V. P. Nambiar, R. Sabapathy, M. D. Rotaru and A. T. Do, "Chiplet-based Architecture Design for Multi-Core Neuromorphic Processor," 2021 IEEE 23rd Electronics Packaging Technology Conference (EPTC), Singapore, Singapore, 2021, pp. 410-412.S. Naffziger et al., "Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families: Industrial Product," 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), Valencia, Spain, 2021, pp. 57-70.S. Naffziger et al., "Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families: Industrial Product," 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), Valencia, Spain, 2021, pp. 57-70.Neuffer, J., 2019, "An Industry Perspective on Government Action: The DARPA Electronics Resurgence Initiative," Semiconductor Industry Association, Washington.Neuffer, J., 2019, "An Industry Perspective on Government Action: The DARPA Electronics Resurgence Initiative," Semiconductor Industry Association, Washington.Netronome, 2020 “It’s Time for Disaggregated Silicon!,” Netronome, CranberryTwp., PA, accessed Oct. 2022, https://www.netronome.com/blog/its-timedisaggregated-silicon/Netronome, 2020 “It’s Time for Disaggregated Silicon!,” Netronome, CranberryTwp., PA, accessed Oct. 2022, https://www.netronome.com/blog/its-timedisaggregated-silicon/Naffziger, S., Lepak, K., Paraschour, M., and Subramony, M., 2020, “AMD Chiplet Architecture for High-Performance Server and Desktop Products,” IEEE/ISSCC Proceedings, Virtual conference, Feb. 16–20, pp. 44–45.Naffziger, S., Lepak, K., Paraschour, M., and Subramony, M., 2020, “AMD Chiplet Architecture for High-Performance Server and Desktop Products,” IEEE/ISSCC Proceedings, Virtual conference, Feb. 16–20, pp. 44–45.Naffziger, S., 2020, “Chiplet Meets the Real World: Benefits and Limits of Chiplet Designs,” Symposia on VLSI Technology and Circuits, Virtual conference, June 14–19, pp. 1–39.Naffziger, S., 2020, “Chiplet Meets the Real World: Benefits and Limits of Chiplet Designs,” Symposia on VLSI Technology and Circuits, Virtual conference, June 14–19, pp. 1–39.Wuu, J., Agarwal, R., Ciraula, M.,Dietz, C., Johnson, B., Johnson, D., Schreiber, R., et al., 2022, “3D V-CacheTM: The Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7 nm _86-64 CPU,” Proceedings of IEEE/ISSCC, San Francisco, CA, Feb. 20–26, pp. 1–36.Wuu, J., Agarwal, R., Ciraula, M.,Dietz, C., Johnson, B., Johnson, D., Schreiber, R., et al., 2022, “3D V-CacheTM: The Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7 nm _86-64 CPU,” Proceedings of IEEE/ISSCC, San Francisco, CA, Feb. 20–26, pp. 1–36.Agarwal, R., Cheng, P., Shah, P.,Wilkerson, B., Swaminathan, R., Wuu, J., and Mandalapu, C., 2022, “3D Packaging for Heterogeneous Integration,” IEEE/ ECTC Proceedings, San Diego, CA, May 31–June 3, pp. 1103–1107.Agarwal, R., Cheng, P., Shah, P.,Wilkerson, B., Swaminathan, R., Wuu, J., and Mandalapu, C., 2022, “3D Packaging for Heterogeneous Integration,” IEEE/ ECTC Proceedings, San Diego, CA, May 31–June 3, pp. 1103–1107.Swaminathan, R., 2022, “The Next Frontier: Enabling Moore’s Law Using Heterogeneous Integration,” Chip Scale Rev., 26(3), pp. 11–22.Swaminathan, R., 2022, “The Next Frontier: Enabling Moore’s Law Using Heterogeneous Integration,” Chip Scale Rev., 26(3), pp. 11–22.Prasad, C., Chugh, S., Greve, H., Ho, I., Kabir, E., Lin, C., Maksud, M., et al., 2020, “Silicon Reliability Characterization of Intel’s Foveros 3D Integration Technology for Logic-on-Logic Die Stacking,” Proceedings of IEEE Interna tional Reliability Physics Symposium, Grapevine, TX, Apr. 28–May 3, pp. 1–5.Prasad, C., Chugh, S., Greve, H., Ho, I., Kabir, E., Lin, C., Maksud, M., et al., 2020, “Silicon Reliability Characterization of Intel’s Foveros 3D Integration Technology for Logic-on-Logic Die Stacking,” Proceedings of IEEE Interna tional Reliability Physics Symposium, Grapevine, TX, Apr. 28–May 3, pp. 1–5.Wade, M., Anderson, E., Ardalan, S., Bhargava, P., Buchbinder, S., L. Davenport, M., Fini, J., et al., 2020, “TeraPHY: A Chiplet Technology for LowPower, High-Bandwidth in-Package Optical I/O,” IEEE Comput. Soc., 40(2), pp. 63–71.Wade, M., Anderson, E., Ardalan, S., Bhargava, P., Buchbinder, S., L. Davenport, M., Fini, J., et al., 2020, “TeraPHY: A Chiplet Technology for LowPower, High-Bandwidth in-Package Optical I/O,” IEEE Comput. Soc., 40(2), pp. 63–71.Ingerly, D., Amin, S., Aryasomayajula, L., Balankutty, A., Borst, D., Chandra, A., Cheemalapati, K., et al., 2019, “Foveros: 3D Integration and the Use of Face to-Face Chip Stacking for Logic Devices,” IEEE/IEDM Proceedings, San Francisco, CA, Dec. 7–11, pp. 19.6.1–19.6.4.Ingerly, D., Amin, S., Aryasomayajula, L., Balankutty, A., Borst, D., Chandra, A., Cheemalapati, K., et al., 2019, “Foveros: 3D Integration and the Use of Face to-Face Chip Stacking for Logic Devices,” IEEE/IEDM Proceedings, San Francisco, CA, Dec. 7–11, pp. 19.6.1–19.6.4.Gomes, W., Khushu, S., Ingerly, D., Stover, P., Chowdhury, N., O’Mahony, F., Balankutty, A., et al., 2020, “Lakefield and Mobility Computer: A 3D Stacked 10nm and 2FFL Hybrid Processor System in 12x12 mm2, 1mm Package-on Package,” IEEE/ISSCC Proceedings, Hiroshima, Japan, Nov. 9–11, pp. 40–41.Gomes, W., Khushu, S., Ingerly, D., Stover, P., Chowdhury, N., O’Mahony, F., Balankutty, A., et al., 2020, “Lakefield and Mobility Computer: A 3D Stacked 10nm and 2FFL Hybrid Processor System in 12x12 mm2, 1mm Package-on Package,” IEEE/ISSCC Proceedings, Hiroshima, Japan, Nov. 9–11, pp. 40–41.Mahajan, R., and Sane, S., 2021, “Advanced Packaging Technologies for Heterogeneous Integration,” Proceedings of IEEE Hot Chip Conference, Palo Alto, CA, Aug. 22–24, pp. 1–44.Mahajan, R., and Sane, S., 2021, “Advanced Packaging Technologies for Heterogeneous Integration,” Proceedings of IEEE Hot Chip Conference, Palo Alto, CA, Aug. 22–24, pp. 1–44.Intel, 2020, Intel Architecture Day, Intel, Santa Clara, CA.Intel, 2020, Intel Architecture Day, Intel, Santa Clara, CA.Gomes, W., Koker, A., Stover, P., Ingerly, D., Siers, S., Venkataraman, S., Pelto, C., Shah, T., et al., 2022, “Ponte Vecchio: AMulti-Tile 3D Stacked Processor for Exascale Computing,” Proceedings of IEEE/ISSCC, San Francisco, CA, Feb. 20–26, pp. 42–44.Gomes, W., Koker, A., Stover, P., Ingerly, D., Siers, S., Venkataraman, S., Pelto, C., Shah, T., et al., 2022, “Ponte Vecchio: AMulti-Tile 3D Stacked Processor for Exascale Computing,” Proceedings of IEEE/ISSCC, San Francisco, CA, Feb. 20–26, pp. 42–44.Gelsinger, P., 2021, Engineering the future, Intel Unleashed Webcast, Intel, Santa Clara, CA.Gelsinger, P., 2021, Engineering the future, Intel Unleashed Webcast, Intel, Santa Clara, CA.Sheikh, F., Nagisetty, R., Karnik, T., and Kehlet, D., 2021, “2.5D and 3D Heterogeneous Integration – EmergingApplications,” IEEE Solid-State Circuits Mag., 13(4), pp. 77–87.Sheikh, F., Nagisetty, R., Karnik, T., and Kehlet, D., 2021, “2.5D and 3D Heterogeneous Integration – EmergingApplications,” IEEE Solid-State Circuits Mag., 13(4), pp. 77–87.

The authors declare that there are no conflicts of interest present.