Overview of the Transformable Architecture of the System-On-Chip MONARCH
https://doi.org/10.25682/NIISI.2025.3.0004
Abstract
The paper provides an overview of the MONARCH system-on-chip architecture. The architecture was presented in 2007 by researchers and graduate students of the University of Southern California with the participation of Raython engineers under a grant provided by the US Department of Defense Advanced Research Agency. The main characteristics, architecture components, and operating modes from the polymorphic processor are described. Examples of MONARCH applications in modular multiprocessor measurement and control systems from Raython are given.
About the Authors
P. S. Ostapenkov
ФГБОУ ВО «НИУ «МЭИ»
Russian Federation
Russian Federation
A. M. Chuprunov
ФГБОУ ВО «НИУ «МЭИ»
Russian Federation
Russian Federation
References
1. John Granacki MONARCH: Next Generation SoC (Supercomputer on a Chip) / John Granacki [Электронный ресурс] // Researchgate : [сайт]. — URL: https://www.researchgate.net/publication/235116338_MONARCH_Next_Generation_SoC_Supercomputer_on_a_Chip (дата обращения: 28.11.2025).
2. IBM introduces next-gen Asic for 90nm / [Электронный ресурс] // : [сайт]. — URL: https://www.electronicsweekly.com/news/archived/resources-archived/ibm-introduces-next-gen-asic-for-90nm-2002-06/ (дата обращения: 28.11.2025).
3. PBuf: An On-Chip Packet Transfer Engine for MONARCH // 49th IEEE International Midwest Symposium on Circuits and Systems URL: https://ieeexplore.ieee.org/document/4267408 (дата обращения: 01.12.2025).
4. На пути к созданию отечественного суперкомпьютера субэкзафлопсной производительности СБИС ЕС8430 // МСКФ-2013, 23 октября 2013 г. URL: https://www.ospcon.ru/files/media/Simonov.pdf (дата обращения: 28.11.2025).
5. Mike Vahey (Raytheon), John Granacki (USC-ISI) and others // MONARCH: A First Generation Polymorphic Computing Processor / Mike Vahey [Электронный ресурс] // HPEC-06 : [сайт]. — URL: https://archive.ll.mit.edu/HPEC/agendas/proc06/Day1/05_Vahey_Pres.pdf (дата обращения: 28.11.2025).
6. William, G. W. Reconfigurable Architecture Targets Military Sensor Systems / G. W. William. — Текст : электронный // ElectronicDesign : [сайт]. — URL: https://www.electronicdesign.com/technologies/industrial/boards/article/21766384/reconfigurable-architecture-targets-military-sensor-systems (дата обращения: 28.11.2025).
7. Using MONARCH for High Performance Processing A Case Study for CT Reconstruction. — Текст : электронный // HPEC 2008 : [сайт]. — URL: https://archive.ll.mit.edu/HPEC/agendas/proc08/Day1/10-Day1-PosterDemoA-Prager-abstract.pdf (дата обращения: 28.11.2025).
8. NVIDIA NVLink High-Speed GPU Interconnect // NVIDIA URL: https://www.nvidia.com/en-eu/products/workstations/nvlink-bridges/ (дата обращения: 28.11.2025).
9. Ultra Accelerator Link Consortium, Inc. Specification UALink_200 Rev 1.0 // UALink URL: https://ualinkconsortium.org/wp-content/uploads/2025/12/UALink200_Specification_v1.0_Evaluation_Copy-v2.pdf (дата обращения: 28.11.2025).
Review
For citations:
Ostapenkov P.S., Chuprunov A.M. Overview of the Transformable Architecture of the System-On-Chip MONARCH. SRISA Proceedings. 2025;15(3):33-37. (In Russ.) https://doi.org/10.25682/NIISI.2025.3.0004
Views:
19
Email this article 