Glitch-free dynamic phase retuning unit in high-speed DDR PHY clocking circuits

T. R. Denschikov; K. A. Petrov

For citations:

Denschikov T.R., Petrov K.A. Glitch-free dynamic phase retuning unit in high-speed DDR PHY clocking circuits. SRISA Proceedings. 2026;16(1):42-48. (In Russ.) https://doi.org/10.25682/NIISI.2026.1.0007

Views PDF (Rus): 4

JATS XML

This work is licensed under a Creative Commons Attribution 4.0 License.

ISSN 2225-7349 (Print)
ISSN 3033-6422 (Online)

Username
Password
	Remember me
Not a user? Register with this site Forgot your password?

User

SRISA Proceedings

For citations:

Cookies policy