| |
| Issue |
Title |
| |
| Vol 13, No 4 (2023) |
Fault Tolerance Evaluation of IP-Block Topology at Different Stages of Combinational Logic Synthesis |
Abstract
PDF (Rus)
|
|
E. K. Emin, K. A. Petrov, V. V. Azarov, A. P. Skorobogatov, A. A. Antonov |
| |
| Vol 13, No 4 (2023) |
Power Consumption of VLSI IP-Blocks by Means of Automated Selection of Optimal Design Parameters |
Abstract
PDF (Rus)
|
|
E. S. Kocheva, N. V. Zheludkov, E. V. Tkachenko, B. E. Evlampiev, K. A. Chumakov, K. A. Petrov |
| |
| Vol 13, No 4 (2023) |
Implementation of Spatial Image Filtering Function on a Vector Coprocessor |
Abstract
PDF (Rus)
|
|
S. I. Aryashev, P. A. Chibisov, V. V. Tsvetkov, D. A. Trubitsyn, K. A. Petrov |
| |
| Vol 13, No 4 (2023) |
Estimation of Congestion Map in the VLSI Design of Digital Blocks with Graph Neural Network |
Abstract
PDF (Rus)
|
|
N. V. Zheludkov, I. M. Karandashev, E. S. Kocheva, M. K. Saibodalov, Z. B. Sokhova, A. A. Umnova |
| |
| Vol 13, No 4 (2023) |
A Survey of the Machine Learning Methods Applicability for Microprocessor Models Verification |
Abstract
PDF (Rus)
|
|
N. A. Grevtsev, A. D. Manerkin, P. A. Chibisov |
| |
| Vol 13, No 4 (2023) |
Miss Probability Estimates for Random Testing of the Cache |
Abstract
PDF (Rus)
|
|
A. S. Koutsaev |
| |
| Vol 13, No 4 (2023) |
The Influence of the Drain Size of the Metal Gate of Silicon Conical GAA Nanotransistors on the Fluctuations of the Threshold Voltage |
Abstract
PDF (Rus)
|
|
N. Masalsky |
| |
| Vol 13, No 3 (2023) |
Sensitivity of the Potential Distribution of Conical GAA Nanotransistors to Variations in the Topological Dimensions of the Working Area |
Abstract
PDF (Rus)
|
|
N. Masalsky |
| |
| Vol 13, No 3 (2023) |
Experience of the SRISA RAS in the Development of Substrates for Flip-Chip Technology |
Abstract
PDF (Rus)
|
|
A. M. Baranov, A. A. Podkovyrov, A. V. Andreev |
| |
| Vol 13, No 3 (2023) |
Stationary States of the Resistor Array |
Abstract
PDF (Rus)
|
|
V. B. Kotov, G. A. Beskhlebnova |
| |
| Vol 12, No 4 (2022) |
Using Fault Injection Technique in SoC Design Flow to Evaluate Shifting to a Smaller Technology Node |
Abstract
PDF (Rus)
|
|
P. Chernyakov, A. Skorobogatov |
| |
| Vol 12, No 4 (2022) |
Graph neural networks and their application in the design of digital VLSI |
Abstract
PDF (Rus)
|
|
N. V. Zheludkov, K. A. Petrov |
| |
| Vol 12, No 4 (2022) |
Using the Cosimulation Method in High-Performance Microprocessors Development |
Abstract
PDF (Rus)
|
|
A. G. Vorsin, A. V. Shumakov, K. A. Petrov, P. S. Zubkovskiy |
| |
| Vol 12, No 4 (2022) |
Application of Various Neural Networks Architectures for Mask Calculation in Problem of Inverse Photolithography |
Abstract
PDF (Rus)
|
|
Ya. M. Karandashev, G. S. Teplov, V. V. Keremet, A. A. Karmanov, A. V. Kuzovkov, M. Yu. Malsagov |
| |
| 1 - 14 of 14 Items |
|
